CURRICULUM VITAE

Name	Xizi Chen	Gender	Female	
Deei				
Posi	tion Title		Associate	
Working	Department	Department of Data Technology, Coll	ege of Informatics	
Email		xchenbn@mail.hzau.edu.cn		
Address	1	purpose Building, Huazhong Agricultural Shizishan Street, Wuhan, Hubei Province		
Tel		-	Fax	-
-		s; software-hardware c	codesign	
ofessional	Memberships			
CCF – N ther Roles	Aember			
Education &	& Working Expe	rience		
Education &	& Working Expe	rience		
	3–2015.06 Ba	chelor of Engineering	-	•
2011.08	8 – 2015.06 Bao Dep 9 – 2021.06 Ph.		Science and Techno ersity of Science and	logy l Technology
2011.08	8 – 2015.06 Bao Dep 9 – 2021.06 Ph. Dep	chelor of Engineering partment of Electronic D Hong Kong Unive	Science and Techno ersity of Science and	logy l Technology
2011.08 2015.09 'ublication X. Chen is ALL	8 – 2015.06 Bao Dep 9 – 2021.06 Ph. Dep s *, R. Pan, X. Wa You Need for	chelor of Engineering partment of Electronic D Hong Kong Unive partment of Electronic ng, F. Tian and CY. 7	Science and Techno ersity of Science and and Computer Engi Fsui, "Late Breaking parsification," 60	ology I Technology neering g Results: Weight Deca oth ACM/IEEE Desig

pp. 644-657, Feb. 2023.

- Xizi Chen*, Jingyang Zhu, Jingbo Jiang, Chi-Ying Tsui, "Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation," 57th Design Automation Conference (DAC), San Francisco, USA. July 20-24, 2020, 1-6.
- J. Jiang, X. Chen*, C.-Y. Tsui, "Accelerating Large Kernel Convolutions with Nested Winograd Transformation," IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC), Dubai, United Arab Emirates, 2023, pp. 1-6.
- X. Chen*, J. Jiang, J. Zhu, C.-Y. Tsui, "SubMac: Exploiting the Subword-Based Computation in RRAM-Based CNN Accelerator for Energy Saving and Speedup," Integration, the VLSI Journal, 2019, 69: 356-368.
- X. Chen*, J. Zhu, J. Jiang, C.-Y. Tsui, "CompRRAE: RRAM-Based Convolutional Neural Network Accelerator with Reduced Computations Through a Runtime Activation Estimation," 24th Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan. Jan 21-24, 2019, 133-139.
- X. Chen*, J. Jiang, J. Zhu, C.-Y. Tsui, "A High-Throughput and Energy-Efficient RRAM-Based Convolutional Neural Network Using Data Encoding and Dynamic Quantization," 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), Jeju, Korea. Jan 22-25, 2018, 123-128.
- X. Wang*, X. Liu, X. Hu, X. Zhong, X. Chen, Y. Liu, P. Kong, F. Tian and C.-Y. Tsui, "TAC-RAM: A 65nm 4Kb SRAM Computing-in-Memory Design with 57.55 TOPS/W supporting Multibit Matrix-Vector Multiplication for Binarized Neural Network," 2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS), Incheon, Korea. Jun 13-15, 2022, 66-69.
- J. Zhu*, J. Jiang, X. Chen, C.-Y. Tsui, "SparseNN: An Energy-Efficient Neural Network Accelerator Exploiting Input and Output Sparsity," Design, Automation and Test in Europe Conference and Exhibition (DATE), Dresden, Germany. March 19-23, 2018, 241-244.